A Channel Model of Scaled RC-dominant Wires for High-Speed Wireline Transceiver Design

Journal of Semiconductor Technology and Science - South Korea
doi 10.5573/jsts.2013.13.5.482
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Institute of Electronics Engineers of Korea

Related search

Design of CMOS Decision Feedback Equalizer for High Speed Backplane Transceiver

English

Probabilistic Constraint Robust Transceiver Design for MIMO Interference Channel Networks

Journal of Communications
2016English

Joint Transceiver FIR Filter Design for Multiuser MIMO Channel Shortening Equalization and Full Equalization Using Channel Duality

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2017English

Design of OFDM Transceiver for LTE System—A Survey

International Journal of Communications, Network and System Sciences
2015English

Multi-Channel Microstrip Transceiver Arrays Using Harmonics for High Field MR Imaging in Humans

IEEE Transactions on Medical Imaging
Electronic EngineeringUltrasound TechnologyRadiologicalComputer Science ApplicationsElectricalSoftware
2012English

Design of Pipelined Adc for High Speed Application

International Journal of Advance Engineering and Research Development
2015English

Design of a High-Bandwidth Tripod Scanner for High Speed Atomic Force Microscopy

Scanning
InstrumentationOpticsAtomicMolecular Physics,
2016English

Channel Properties of Indoor Part for High-Speed Train Based on Wideband Channel Measurement

2010English

Sparse Channel Estimation Using Hybrid Approach for OFDM Transceiver

International Journal of Computer Applications
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy