Amanote Research
Register
Sign In
Design of CMOS Decision Feedback Equalizer for High Speed Backplane Transceiver
doi 10.22215/etd/2005-10701
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Jing Chen
Publisher
Carleton University
Related search
New Decision Feedback Equalizer With Multilayered Structure
Transactions of the Society of Instrument and Control Engineers
MMSE Decision Feedback Equalizer From Channel Estimate
Interference Aware Iterative Block Decision Feedback Equalizer for Single Carrier Transmission
IEEE Transactions on Vehicular Technology
Electronic Engineering
Automotive Engineering
Computer Networks
Applied Mathematics
Communications
Electrical
Aerospace Engineering
Computationally Efficient Version of the Decision Feedback Equalizer
A Channel Model of Scaled RC-dominant Wires for High-Speed Wireline Transceiver Design
Journal of Semiconductor Technology and Science
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Empirical Modelling of a High-Speed Backplane Connector.
Ultra Wideband RF Transceiver Design in CMOS Technology
Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier
International Journal of Electrical, Electronics and Computers
Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
