Identifying Power-Efficient Multicore Cache Hierarchies via Reuse Distance Analysis

ACM Transactions on Computer Systems - United States
doi 10.1145/2851503
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

DCC: A Dependable Cache Coherence Multicore Architecture

IEEE Computer Architecture Letters
HardwareArchitecture
2011English

Collecting and Exploiting Cache-Reuse Metrics

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2005English

Adaptive Mode Control: A Static-Power-Efficient Cache Design

English

Performance of Private Cache Replacement Policies for Multicore Processors

2014English

Groggy Wakeup - Automated Generation of Power-Efficient Detection Hierarchies for Wearable Sensors

English

Efficient Incremental Analysis of On-Chip Power Grid via Sparse Approximation

2011English

Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors

2005English

Design of Cache Memory With Cache Controller for Low Power

2017English

Automated and Efficient Analysis of Administrative Temporal RBAC Policies With Role Hierarchies

Journal of Computer Security
RiskComputer NetworksHardwareCommunicationsReliabilitySafetyArchitectureQualitySoftware
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy