Design of Cache Memory With Cache Controller for Low Power

doi 10.24001/ijaems.icsesd2017.121

Full Text

Abstract

Available in

Date

Authors

Publisher

Infogain Publication

Related search

An Adaptive Various-Width Data Cache for Low Power Design

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2011English

A VLSI Design for an Efficient Multiprocessor Cache Memory

Microelectronics Reliability
SurfacesElectronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,NanoscienceFilmsOpticalElectricalAtomicMagnetic MaterialsNanotechnologyReliabilitySafetyCoatingsOpticsQualityRisk
1992Italian

An Efficient Cache Design for Scalable Glueless Shared-Memory Multiprocessors

2006English

Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

ACM SIGARCH Computer Architecture News
2010English

Reducing Cache Power With Low-Cost, Multi-Bit Error-Correcting Codes

2010English

Memory Access Pattern Analysis and Stream Cache Design for Multimedia Applications

English

Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power

English

Region-Based Way-Partitioning on L1 Data Cache for Low Power

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2013English

Cache Miss Clustering for Banked Memory Systems

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy