Design and Evaluation of a Hierarchical On-Chip Interconnect for Next-Generation CMPs

doi 10.1109/hpca.2009.4798252
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

System Level Interconnect Design for Network-On-Chip Using Interconnect IPs

2003English

3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-On-Chip Integration

Proceedings of the IEEE
Electronic EngineeringElectricalComputer Science
2001English

Metallization Technologies on a Smooth Resin Surface for the Next Generation of Flip Chip Packaging

Transactions of The Japan Institute of Electronics Packaging
2010English

Publisher Correction: Integrating Photonics With Silicon Nanoelectronics for the Next Generation of Systems on a Chip

Nature
Multidisciplinary
2018English

Structural Characteristics of Carbon Nanofibers for On-Chip Interconnect Applications

Applied Physics Letters
AstronomyPhysics
2005English

Trends in Emerging On-Chip Interconnect Technologies

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2008English

An Application-Specific Design Methodology for On-Chip Crossbar Generation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

A Multistep Extrapolated S-Parameter Model for Arbitrary On-Chip Interconnect Structures

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2011English

Design of Next Generation Alloys for Additive Manufacturing

Material Design & Processing Communications
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy