An Efficient FIR Filter Architecture Implementation Using Distributed Arithmetic (DA) for DSP Applications

International Journal of Innovative Technology and Exploring Engineering - India
doi 10.35940/ijitee.i3061.0789s319
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

Blue Eyes Intelligence Engineering and Sciences Engineering and Sciences Publication - BEIESP

Related search

Area Efficient Reloadable FIR Filter Based on NEw Distributed Arithmetic (NEDA)

International Journal of Engineering Research and
2016English

Critical Path Reduction of Distributed Arithmetic Based FIR Filter

International Journal of Advanced Computer Science and Applications
Computer Science
2016English

An Efficient FIR Filter for Electrocardiogram Signal

International Journal of Trend in Scientific Research and Development
2018English

An LMS Adaptive Filter Using Distributed Arithmetic - Algorithms and Architectures

2011English

Efficient DSP Implementation of an LDPC Decoder

English

An Optimized Architecture for Dynamic Reconfigurable Fir Filter in Speech Processing

Malaysian Journal of Computer Science
Computer Science
2018English

Comparative Analysis of Polynomial FIR Multirate DSP Applications

International Journal of Computer Applications
2012English

FPGA Implementation of FIR Filter Using Various Algorithms: A Retrospective

International Journal of Research in Computer Science
2014English

VLSI Implementation of FIR Filter for Discrete Wavelet Transform

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy