Amanote Research
Register
Sign In
Efficient DSP Implementation of an LDPC Decoder
doi 10.1109/icassp.2004.1326914
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
G. Lechner
J. Sayir
M. Rupp
Publisher
IEEE
Related search
Analysis and Implementation of Resource Efficient Probabilistic Gallager B LDPC Decoder
Parallel LDPC Decoder Implementation on GPU Based on Unbalanced Memory Coalescing
A Flexible LDPC/Turbo Decoder Architecture
Journal of Signal Processing Systems
Control
Systems Engineering
Information Systems
Signal Processing
Simulation
Hardware
Architecture
Modeling
Theoretical Computer Science
An Efficient FIR Filter Architecture Implementation Using Distributed Arithmetic (DA) for DSP Applications
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Multi-Stream LDPC Decoder on GPU of Mobile Devices
An Improved Implementation of MAX* Operation for Turbo Decoder
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
LDPC Decoder Architecture for DVB-S2 and DVB-S2X Standards
Fpga Implementation of Linear LDPC Encoder
International Journal of Research in Engineering and Technology
LDPC Encoder and Decoder Architecture for Coding 3-Bit Message Vector
International Journal of Security and its Applications
Computer Science
