Spectral RTL Test Generation for Gate-Level Stuck-At Faults

Proceedings of the Asian Test Symposium - United States
doi 10.1109/ats.2006.260997
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

RTL Functional Test Generation Using Factored Concolic Execution

2017English

Short Single Tests for Logic Networks Under Arbitrary Stuck-At Faults at Outputs of Gates

Keldysh Institute Preprints
2018English

Efficient Simulation of Structural Faults for the Reliability Evaluation at System-Level

2010English

Specification-Based Test Cases Generation for Multi-Level Service Composition

IJCI. International Journal of Computers and Information
2016English

On Coding for 'Stuck-At' Defects (Corresp.)

IEEE Transactions on Information Theory
Computer Science ApplicationsInformation SystemsLibraryInformation Sciences
1987English

High-Level vs. RTL Combinational Equivalence: An Introduction

2006 International Conference on Computer Design
2006English

Spectral Analysis of Synchronous Machine Faults

Bulletin of Perm National Research Polytechnic University. Electrotechnics, Informational Technologies, Control Systems
2019English

A New Hybrid Test Pattern Generator for Stuck-At –Fault and Path Delay Fault in Scan Based Bist

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

RIDDLE: A Foundation for Test Generation on a High-Level Design Description

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1991English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy