Amanote Research
Register
Sign In
High-Level vs. RTL Combinational Equivalence: An Introduction
2006 International Conference on Computer Design
doi 10.1109/iccd.2006.4380828
Full Text
Open PDF
Abstract
Available in
full text
Date
October 1, 2006
Authors
Alan J. Hu
Publisher
IEEE
Related search
Automata Language Equivalence vs. Simulations for Model-Based Mutant Equivalence: An Empirical Evaluation
Combinational Equivalence Checking Using Incremental SAT Solving, Output Ordering, and Resets
High-Level vs Low-Level Parallel Programming for Scientific Computing
Spectral RTL Test Generation for Gate-Level Stuck-At Faults
Proceedings of the Asian Test Symposium
Electronic Engineering
Electrical
Tallness and Level by Level Equivalence and Inequivalence
Mathematical Logic Quarterly
Logic
More Easton Theorems for Level by Level Equivalence
Colloquium Mathematicum
Mathematics
Co-Optimizing High and Low Voltage Systems: Bi-Level vs. Single-Level Approach
Functional Fault Equivalence and Diagnostic Test Generation in Combinational Logic Circuits Using Conventional ATPG
Journal of Electronic Testing: Theory and Applications (JETTA)
Electronic Engineering
Electrical
Physical Geology of High-Level Magmatic Systems: Introduction
Geological Society Special Publication
Ocean Engineering
Technology
Water Science
Geology
