A Reconfigurable High Speed Dedicated BISR Scheme for Repair Intra Cell Faults in Memories.

International Journal of Trend in Scientific Research and Development
doi 10.31142/ijtsrd7054
Full Text
Abstract

Available in full text

Date
Authors
Publisher

South Asia Management Association

Related search

Reconfigurable Controller Design for Actuator Faults in a Four-Tank System Benchmark

International Journal of Instrumentation and Control Systems
2012English

A High Speed Image Processor With Variable Function Reconfigurable Pipeline Processor

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
1992English

A Diagnostic System for Speed-Varying Motor Rotary Faults

Mathematical Problems in Engineering
MathematicsEngineering
2014English

Hull Cell for High Speed Plating.

Journal of the Surface Finishing Society of Japan
1999English

Mitigating the Impact of Faults in Unreliable Memories for Error-Resilient Applications

2015English

Advanced Torque Control Scheme for the High Speed Switched Reluctance Motor

2011English

Adaptive Fault-Tolerant Sliding-Mode Control for High-Speed Trains With Actuator Faults and Uncertainties

IEEE Transactions on Intelligent Transportation Systems
Automotive EngineeringComputer Science ApplicationsMechanical Engineering
2019English

PEM Single Fuel Cell as a Dedicated Power Source for High-Inductive Superconducting Coils

International Journal of Hydrogen Energy
Condensed Matter PhysicsEnergy EngineeringRenewable EnergyFuel TechnologySustainabilityPower Technologythe Environment
2018English

Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1998English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy