FPGA Based Runtime Configurable Clause Evaluator for SAT Problems

Electronics Letters - United Kingdom
doi 10.1049/el:19991132
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institution of Engineering and Technology (IET)

Related search

Efficient SAT-based Boolean Matching for FPGA Technology Mapping

2006English

Dynamically Configurable Security for SRAM FPGA Bitstreams

International Journal of Embedded Systems
HardwareArchitectureSoftware
2006English

Towards Fewer Parameters for SAT Clause Weighting Algorithms

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

A Hybrid Learnt Clause Evaluation Algorithm for SAT Problem

International Journal of Computational Intelligence Systems
Computational MathematicsComputer Science
2018English

A Variable Neighborhood Walksat-Based Algorithm for MAX-SAT Problems

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2014English

The Design and Implementation of Configurable Time-Delay Simulator Based on FPGA

DEStech Transactions on Engineering and Technology Research
2017English

A Configurable FPGA FEC Unit for Tb/S Optical Communication

2017English

A Logical Deduction Based Clause Learning Algorithm for Boolean Satisfiability Problems

International Journal of Computational Intelligence Systems
Computational MathematicsComputer Science
2017English

Exploiting FPGA-Aware Merging of Custom Instructions for Runtime Reconfiguration

ACM Transactions on Reconfigurable Technology and Systems
Computer Science
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy