Amanote Research
Register
Sign In
BTI-aware Design Using Variable Latency Units
doi 10.1109/aspdac.2012.6165059
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2012
Authors
Saket Gupta
Sachin S. Sapatnekar
Publisher
IEEE
Related search
Latency-Aware Offloading in Integrated Satellite Terrestrial Networks
Location-Aware Cross-Layer Design Using Overlay Watermarks
Advances in Multimedia
Computer Science
Efficient and Low Latency Turbo Encoder Design Using Verilog-HDL
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
Integrating Variable-Latency Components Into High-Level Synthesis
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering
Design and Implementation of Stock-Aware Shelves Using Pervasive Computing
International Journal of Computer Applications
Coinfections: Another Variable in the Herpesvirus Latency-Reactivation Dynamic
Journal of Virology
Insect Science
Immunology
Microbiology
Virology
Optimising Long-Latency-Load-Aware Fetch Policies for SMT Processors
International Journal of High Performance Computing and Networking
Hardware
Computer Networks
Software
Architecture
Communications
VRL-DRAM: Improving DRAM Performance via Variable Refresh Latency
Towards Connectivity-Aware Deployment and Adjustment for Roadside Units
International Journal of Autonomous and Adaptive Communications Systems
Electronic Engineering
Electrical
Computer Science
