Low Power Digital Signal Processor Architecture for Wireless Sensor Nodes by Using Parallel Prefix Technique

IOSR Journal of Electrical and Electronics Engineering

doi 10.9790/1676-09125659

Full Text

Abstract

Available in

Date

Authors

Publisher

IOSR Journals

Related search

A 0.3 mW 2.4 GHZ LOW POWER LOW NOISE AMPLIFIER USING FORWARD BODY BIAS TECHNIQUE FOR WIRELESS SENSOR ARD BODY BIAS TECHNIQUE FOR WIRELESS SENSOR NETWORK

Jurnal Teknologi (Sciences and Engineering)
Engineering
2015English

Ultra-Low-Power Circuit Techniques for Mm-Size Wireless Sensor Nodes With Energy Harvesting

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

Digital Signal Processor.

Journal of the Institute of Electrical Engineers of Japan
Electronic EngineeringElectrical
1998English

Low-Power Direct-Sequence Spread-Spectrum Modem Architecture for Distributed Wireless Sensor Networks

English

Design Considerations for Ultra-Low Energy Wireless Micro Sensor Nodes

SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology
2015English

A Novel Architecture for a High Performance Data Flow Digital Signal Processor.

English

Relative Localization of Wireless Sensor Nodes by Using the RSSI Data

Network Protocols and Algorithms
2018English

Low Power Ph Sensor for - Wireless Sensor Network Node Agricultural Application

International Journal of Advances in Engineering & Technology
2011English

Low-Power Low-Cost Wireless Flood Sensor for Smart Home Systems

Sensors
InstrumentationInformation SystemsElectronic EngineeringBiochemistryAnalytical ChemistryMolecular Physics,ElectricalAtomicMedicineOptics
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy