Low Power Digital Signal Processor Architecture for Wireless Sensor Nodes by Using Parallel Prefix Technique
IOSR Journal of Electrical and Electronics Engineering
doi 10.9790/1676-09125659
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2014
Authors
Publisher
IOSR Journals