Amanote Research
Register
Sign In
A Novel Architecture for a High Performance Data Flow Digital Signal Processor.
doi 10.22215/etd/1982-00660
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
S. Boucouris
Publisher
Carleton University
Related search
A Bus Architecture for Crosstalk Elimination in High Performance Processor Design
Digital Signal Processor.
Journal of the Institute of Electrical Engineers of Japan
Electronic Engineering
Electrical
Dressing Monitoring With a Digital Signal Processor
Low Power Digital Signal Processor Architecture for Wireless Sensor Nodes by Using Parallel Prefix Technique
IOSR Journal of Electrical and Electronics Engineering
SAGE: An Automatic Analyzing System for a New High-Performance SoC Architecture––processor-In-Memory
Journal of Systems Architecture
Hardware
Architecture
Software
Multibus Compatible Digital Signal Processor Architectures.
Signal--A Data Flow-Oriented Language for Signal Processing
IEEE Transactions on Acoustics, Speech, and Signal Processing
A Microcomputer Interface for a Digital Audio Processor-Based Data Recording System
Biophysical Journal
Biophysics
Reconfigurable Processors for High-Performance, Embedded Digital Signal Processing
