A Notation for Designing Restoring Logic Circuitry in CMOS

Microelectronics Journal
doi 10.1016/s0026-2692(82)80130-4
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Elsevier BV

Related search

A CMOS Image Sensor Using Column-Parallel Forward Noise-Canceling Circuitry

2013English

NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1983English

Technology Mapping Algorithms for CMOS Dynamic Logic Circuits.

English

A Timing Macro Model for Performance Optimization of CMOS Logic Circuits.

English

Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS

2007English

Compliance of Reversible Gates in Logic Designing

International Journal of Electrical, Electronics and Computers
2017English

Designing Digital Circuits in Multi-Valued Logic

International Journal on Advanced Science, Engineering and Information Technology
AgriculturalEngineeringComputer ScienceBiological Sciences
2018English

Parallel, Asynchronous, Fuzzy Logic Systems Realized in CMOS Technology

Advances in Computational Mathematics
Computational MathematicsApplied Mathematics
2019English

Second Generation Monolithic Full-Depletion Radiation Sensor With Integrated CMOS Circuitry

2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy