Amanote Research

Amanote Research

    RegisterSign In

Early Estimation of the Size of VHDL Projects

doi 10.1145/944645.944699
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 2003

Authors
William FornaciariFabio SaliceDaniele Paolo Scarpazza
Publisher

ACM Press


Related search

Statistical Delay Estimation in Digital Circuits Using VHDL

Tehnika
2014English

Early Detection of Population Fragmentation Using Linkage Disequilibrium Estimation of Effective Population Size

Conservation Genetics
GeneticsEvolutionEcologySystematicsBehavior
2010English

On the Design Method of Economically Optimal Size of Projects

International Journal of Economics and Finance
2010English

Effort Estimation of FLOSS Projects: A Study of the Linux Kernel

Empirical Software Engineering
Software
2011English

Size Estimation of OLAP Systems

2013English

Problems of Complex Estimation of Investment Attractiveness of Innovative Projects

Theoretical & Applied Science
2018English

Adaptive Two-Stage Bioequivalence Trials With Early Stopping and Sample Size Re-Estimation

Trials
MedicinePharmacology
2015English

Appendix: Overview of VHDL Language

2016English

Verification of Timing Properties of VHDL

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1993English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy