Statistical Delay Estimation in Digital Circuits Using VHDL

Tehnika
doi 10.5937/tehnika1402253m
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Centre for Evaluation in Education and Science (CEON/CEES)

Related search

Digital Design and Simulation of CVSD Codec Algorithm Using VHDL

International Journal of Research in Engineering and Technology
2017English

Current and Delay Estimation in Deep Sub-Micrometer CMOS Logic Circuits

English

A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits

Active and Passive Electronic Components
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2000English

All-Digital Circuits for Measurement of Spatial Variation in Digital Circuits

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2010English

Waveform Estimation Using Group Delay Processing

IEEE Transactions on Acoustics, Speech, and Signal Processing
1985English

Electronically Controllable Delay Circuits

The Journal of the Institute of Television Engineers of Japan
1961English

On VHDL Synthesis of Self-Checking Two-Level Combinational Circuits

Facta universitatis - series: Electronics and Energetics
2004English

Course on Digital Electronics Oriented to Describing Systems in VHDL

IEEE Transactions on Industrial Electronics
ControlSystems EngineeringComputer Science ApplicationsElectricalElectronic Engineering
2010English

Early Estimation of the Size of VHDL Projects

2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy