Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2009.2035539
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A Stacked Inverter-Based CMOS Power Amplifier in 65nm CMOS Process

2011English

Architectures and Automation for Beyond-Cmos Technologies

English

Delay Analysis of Half Subtractor Using CMOS and Pass Transistor Logic

International Journal of Computer Applications
2016English

Avalanche Photodiodes in Submicron CMOS Technologies for High-Sensitivity Imaging

2011English

Modeling Techniques for Strained CMOS Technology

2009English

Area Optimization for Leakage Reduction and Thermal Stability in Nanometer Scale Technologies

2006English

Presilicon Modeling: Challenges in the Late CMOS Era

IEEE Micro
HardwareElectronic EngineeringElectricalArchitectureSoftware
2005English

Modeling the Human Knee for Assistive Technologies

IEEE Transactions on Biomedical Engineering
Biomedical Engineering
2012English

Investigation of Fast Switched CMOS Inverter Using 180nm VLSI Technology

International Journal of Computer Applications
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy