Delay Analysis of Half Subtractor Using CMOS and Pass Transistor Logic

International Journal of Computer Applications
doi 10.5120/ijca2016909925
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

CMOS-based Carbon Nanotube Pass-Transistor Logic Integrated Circuits

Nature Communications
AstronomyGeneticsMolecular BiologyBiochemistryChemistryPhysics
2012English

A Novel Design of SET-CMOS Half Subtractor and Full Subtractor

International Journal of Computer Applications
2015English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

High-Performance Multiplexer-Based Logic Synthesis Using Pass-Transistor Logic

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
2002English

Subthreshold CMOS Logic Design Using Parallel Transistor Stacks

English

Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique

International Journal of Computer Applications
2015English

Transistor Sizing of Logic Gates to Maximize Input Delay Variability

Journal of Low Power Electronics
Electronic EngineeringElectrical
2006English

Designing Faster CMOS Subthreshold Circuits Using Transistor Sizing and Paralled Transistor Stacks

English

a High-Q Second-Order All-Pass Delay Network in CMOS

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy