Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing

doi 10.1109/hoti.2007.4296804
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Irregular Class of Multistage Interconnection Network in Parallel Processing

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2008English

Design and Implementation of a Network on Chip Using FPGA(English)

AL-Rafdain Engineering Journal (AREJ)
2013English

High-Throughput 3D Cell Invasion Chip Enables Accurate Cancer Metastatic Assays

Journal of the American Chemical Society
BiochemistryColloidCatalysisChemistrySurface Chemistry
2014English

High Throughput Parallel-Pipeline 2-D DCT/IDCT Processor Chip

The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology
2006English

High-Throughput Heterogeneous Integration of Diverse Nanomaterials on a Single Chip for Sensing Applications

PLoS ONE
Multidisciplinary
2014English

On-Chip Monitoring: A Light-Weight Interconnection Network Approach

2011English

Design and Implementation of the Analog Signal Processing Circuits for a Single Chip Mixed Analog/Digital Mobile Radio Baseband Data Demodulator.

English

Design and Layout Optimization of the Interconnection Structure of Stretchable Circuits

2019English

Layout Optimization Methodology for Ring-Based On-Chip Optical Network

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy