Two Novel Multiway Circuit Partitioning Algorithms Using Relaxed Locking

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/43.573831
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Geometric Crossover for Multiway Graph Partitioning

2006English

Further Improve Circuit Partitioning Using GBAW Logic Perturbation Techniques

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2003English

Super-Relaxed -Proximal Point Algorithms, Relaxed -Proximal Point Algorithms, Linear Convergence Analysis, and Nonlinear Variational Inclusions

Fixed Point Theory and Applications
GeometryApplied MathematicsTopology
2009English

On the Power of Relaxed Local Decoding Algorithms

2020English

Two Heuristic Algorithms for Test Point Selection in Analog Circuit Diagnoses

Metrology and Measuring Systems
ControlSystems EngineeringInstrumentation
2011English

Parallel Memetic Algorithm for VLSI Circuit Partitioning Problem Using Graphical Processing Units

Journal of Computer Science
Computer NetworksSoftwareArtificial IntelligenceCommunications
2012English

A Neural Network Design for Circuit Partitioning

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1990English

Novel Chipless Displacement Sensor Circuit Using Spurline Resonantor

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2016English

IR-drop Reduction Through Combinational Circuit Partitioning

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy