Bus Encoder for Crosstalk Avoidance in RLC Modeled Interconnects

International Journal of VLSI Design & Communication Systems
doi 10.5121/vlsic.2012.3115
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Academy and Industry Research Collaboration Center (AIRCC)

Related search

An Analytical Delay Model for RLC Interconnects

English

Fibonacci Codes for Crosstalk Avoidance

IOSR Journal of Electronics and Communication Engineering
2013English

Mutual Inductance Modeling for Multiple RLC Interconnects With Application to Shield Insertion

English

Crosstalk Analysis in Carbon Nanotube Bundle Interconnects

International Journal for Research in Applied Science and Engineering Technology
2017English

Effect of Driver Strength on Crosstalk in Global Interconnects

International Journal of Advanced Computer Science and Applications
Computer Science
2012English

Low Power Repeaters Driving RLC Interconnects With Delay and Bandwidth Constraints

English

A Bus Architecture for Crosstalk Elimination in High Performance Processor Design

2006English

Error-Correction and Crosstalk Avoidance in DSM Busses

2003English

Low-K Dielectric- A Potential Solution for Crosstalk Induced Signal Integrity Issues in SWCNT Interconnects

IOSR journal of VLSI and Signal Processing
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy