Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Anand SinghNarwariya
Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique
International Journal of Computer Applications
Related publications
A Novel Design of SET-CMOS Half Subtractor and Full Subtractor
International Journal of Computer Applications
Design a Low Power Half-Subtractor Using .90µm CMOS Technology
IOSR journal of VLSI and Signal Processing
Area Efficient Full Subtractor Based on Static 125nm CMOS Technology
International Journal of Trend in Scientific Research and Development
High Performance Low Leakage Power Full Subtractor Circuit Design Using Rate Sensing Keeper
International Journal of Research in Engineering and Technology
Minimizing Power Consumption in Virtualized Cellular Networks
Delay Analysis of Half Subtractor Using CMOS and Pass Transistor Logic
International Journal of Computer Applications
A New Technique for Leakage Power Reduction in CMOS Circuit by Using DSM
International Journal of Computer Applications
A Novel Low Power Adder-Subtractor Using Efficient XOR Gates
Journal of Applied Sciences
Hazards and Glitch Power Reduction of CMOS Full Adder in 90nm Technology
CVR Journal of Science & Technology
