Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by J.S. Dong
Computer-Aided Dispatch System Family Architecture and Verification: An Integrated Formal Approach
IEE Proceedings - Software
Related publications
Computer Aided Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Computer Aided Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Computer Aided Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Computer Aided Verification
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
An Integrated Approach to Teaching Computer Systems Architecture
Formal Methods in Computer-Aided Design
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
An Integrated Environment for Computer-Aided Control Engineering
An Overview of Formal Verification for the Time-Triggered Architecture
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
2008 Formal Methods in Computer-Aided Design
