Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by K. Phanindra
32-Bit MIPS RISC Processor
International Journal for Research in Applied Science and Engineering Technology
Related publications
Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL
Nepal Journal of Science and Technology
Novel Design of 32-Bit Asynchronous (RISC) Microprocessor & Its Implementation on FPGA
International Journal of Information Engineering and Electronic Business
Processor Design Using 32 Bit Single Precision Floating Point Unit
International Journal of Trend in Scientific Research and Development
A 20-Mips Sustained 32-Bit CMOS Microprocessor With High Ratio of Sustained to Peak Performance
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
8 Bit Single Cycle Processor
INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY
Commercial Workload Performance in the IBM POWER2 RISC System/6000 Processor
IBM Journal of Research and Development
Computer Science
A SysML and CLEAN Based Methodology for RISC Processor Micro-Architecture Design
International Journal of Embedded and Real-Time Communication Systems
Computer Science
Algorithm of 32-Bit Data Transmission Among Microcontrollers Through an 8-Bit Port
Journal of Mechatronics, Electrical Power, and Vehicular Technology
Errors Announcing 32-Bit ASNs in BGP Routes
