Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Kayalvizhi N
Implementation of Power Efficient Vedic Multiplier
International Journal of Computer Applications
Related publications
Implementation of Vedic Multiplier and Floating Point Matrix Multiplier in Image Compression Applications
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier
International Journal of Electrical, Electronics and Computers
Implementation of 24 Bit High Speed Floating Point Vedic Multiplier
International Journal of Advance Engineering and Research Development
Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique
Circuits and Systems
Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity
Gyancity Journal of Engineering and Technology
Efficient Implementation of Multiplier for Digital FIR Filters
International Journal of Engineering Research and
An Efficient Two’s Complement Multiplier With FPGA Implementation
IOSR journal of VLSI and Signal Processing
Design of Vedic Multiplier Using SQRT Carry Select Adder (CSLA)
International Journal of MC Square Scientific Research
Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA Using Vedic Mathematics Sutra- Urdhva Tiryagbhyam
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
