Implementation of Power Efficient Vedic Multiplier

International Journal of Computer Applications

doi 10.5120/6188-8673

Full Text

Abstract

Available in

Date

April 30, 2012

Authors

Publisher

Foundation of Computer Science

Related search

Implementation of Vedic Multiplier and Floating Point Matrix Multiplier in Image Compression Applications

International Journal of Innovative Technology and Exploring Engineering

Mechanics of Materials

Electronic Engineering

Structural Engineering

Computer Science

English

Implementation of 24 Bit High Speed Floating Point Vedic Multiplier

International Journal of Advance Engineering and Research Development

English

Design and Implementation of High Speed 16x16 CMOS Vedic Multiplier

International Journal of Electrical, Electronics and Computers

English

Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique

Circuits and Systems

English

Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity

Gyancity Journal of Engineering and Technology

English

Efficient Implementation of Multiplier for Digital FIR Filters

International Journal of Engineering Research and

English

An Efficient Two’s Complement Multiplier With FPGA Implementation

IOSR journal of VLSI and Signal Processing

English

Implementation of 64 Bit Complex Floating-Point Multiplier on FPGA Using Vedic Mathematics Sutra- Urdhva Tiryagbhyam

International Journal of Innovative Technology and Exploring Engineering

Mechanics of Materials

Electronic Engineering

Structural Engineering

Computer Science

English

High Speed 32-Bit Vedic Multiplier for DSP Applications

International Journal of Computer Applications

Danish