Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by M. Kishor
Threshold Voltage and Power-Supply Tolerance of CMOS Logic Design Families
Related publications
Variable Supply-Voltage Scheme for Low-Power High-Speed CMOS Digital Design
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
CMOS VLSI Design of Low Power Comparator Logic Circuits
Asian Journal of Scientific Research
Multidisciplinary
Threshold-Logic Devices Consisting of Subthreshold CMOS Circuits
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
Low-Power Design of Adiabatic Dynamic CMOS Logic Using Parasitic Capacitance of 0.18μm Standard CMOS Model
An Efficient Logic/Circuit Mixed-Mode Simulator for Analysis of Power Supply Voltage Fluctuation
System-Level Sub-20 Nm Planar and FinFET CMOS Delay Modelling for Supply and Threshold Voltage Scaling Under Process Variation
Journal of Low Power Electronics
Electronic Engineering
Electrical
Design of Low Power Barrel Shifter and Rotator Using Two Phase Clocked Adiabatic Static Cmos Logic
International Journal of Research in Engineering and Technology
Integrated Design of Low-Power Adiabatic Dynamic CMOS Logic Using 0.18μm Standard CMOS Model for Circadian Rhythm OLED Illumination System
International Journal of Control and Automation
Control
Systems Engineering
An Ultra-Low-Energy Multi-Standard JPEG Co-Processor in 65 Nm CMOS With Sub/Near Threshold Supply Voltage
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
