Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by M.A. Riepe
Ravel-Xl: A Hardware Accelerator for Assigned-Delay Compiled-Code Logic Gate Simulation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Related publications
A Methodology for Hardware Verification Based on Logic Simulation.
Optimization of the Parallel Technique for Compiled Unit-Delay Simulation
A Threshold Controller for FAST Hardware Accelerator
Journal of the Institute of Electronics and Information Engineers
Hardware Accelerator Design for Data Centers
Open Hardware for CERN's Accelerator Control Systems
Journal of Instrumentation
Instrumentation
Mathematical Physics
On-Chip Hardware Accelerator for DSP Applications
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
An FPGA-based Hardware Accelerator for Iris Segmentation
Race Logic: A Hardware Acceleration for Dynamic Programming Algorithms
A Joint Gate Sizing and Buffer Insertion Method for Optimizing Delay and Power in CMOS and BiCMOS Combinational Logic
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Electrical
Software
Computer Graphics
Computer-Aided Design
Electronic Engineering