Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Mary J. Irwin
A Digit Pipelined Dynamic Time Warp Processor.
Related publications
Optimal Processor Assignment for a Class of Pipelined Computations
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Fast FPGA-based Pipelined Digit-Serial/Parallel Multipliers
A Pipelined, Multi-Processor Architecture for a Connectionless Server for Broadband ISDN.
Design and Implementation of a Ultra-High-Speed Pipelined FFT Processor
Transactions of the Society of Instrument and Control Engineers
Optimal Synthesis of Processor Arrays With Pipelined Arithmetic Units
Parallel Processing Letters
Hardware
Theoretical Computer Science
Architecture
Software
Efficient Pipelined Broadcast With Monitoring Processing Node Status on a Multi-Core Processor
Mathematics
Mathematics
NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
A Dynamic Scaling FFT Processor for DVB-T Applications
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
Reliability and Performance Optimization of Pipelined Real-Time Systems
Journal of Parallel and Distributed Computing
Computer Networks
Hardware
Communications
Architecture
Theoretical Computer Science
Artificial Intelligence
Software