Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by Munkang Choi
Simulation of Lithography-Caused Gate Length and Interconnect Linewidth Variational Impact on Circuit Performance in Nanoscale Semiconductor Manufacturing
Related publications
Gate Leakage Impact on Full Open Defects in Interconnect Lines
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
High Performance High-Κ/Metal Gate Complementary Metal Oxide Semiconductor Circuit Element on Flexible Silicon
Applied Physics Letters
Astronomy
Physics
Impact of CD Control on Circuit Yield in Submicron Lithography
Innovative Optical and Electronic Interconnect Printed Circuit Board Manufacturing Research
Design Consideration and Impact of Gate Length Variation on Junctionless Strained Double Gate MOSFET
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Impact of Gate-Length Biasing on Threshold-Voltage Selection
Gate Length Variation Effect on Performance of Gate-First Self-Aligned In0.53Ga0.47As MOSFET
PLoS ONE
Multidisciplinary
Circuit Simulation for Bridge Ignition Feature of Semiconductor
Telkomnika
Electronic Engineering
Electrical
6-T SRAM Cell Design With Nanoscale Double-Gate SOI MOSFETs: Impact of Source/Drain Engineering and Circuit Topology
Semiconductor Science and Technology
Electronic Engineering
Condensed Matter Physics
Optical
Materials Chemistry
Electrical
Magnetic Materials
Electronic
