Amanote Research
Register
Sign In
Discover open access scientific publications
Search, annotate, share and cite publications
Publications by P. VenkataRao
Implementation of Complex Matrix Inversion Using Gauss-Jordan Elimination Method in Verilog
International Journal of Computer Applications
Related publications
Frequency Scaling and Energy Efficiency Regarding the Gauss-Jordan Elimination Scheme With Application to the Matrix-Sign-Function on OpenPOWER 8
Concurrency Computation Practice and Experience
Computer Networks
Communications
Computer Science Applications
Computational Theory
Mathematics
Theoretical Computer Science
Software
Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL
IOSR Journal of Electronics and Communication Engineering
FPGA Implementation of Low Power Digital QPSK Modulator Using Verilog HDL
Journal of Applied Sciences
FPGA Implementation of Digital Modulation Techniques BPSK and QPSK Using HDL Verilog
International Journal of Computer Applications
Efficient Complex Matrix Inversion for MIMO Software Defined Radio
Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL
Nepal Journal of Science and Technology
New Algorithm for DHT and Its Verilog Implementation
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Comparison Between FPGA Implementation of Discrete Wavelet Transform, Dual Tree Complex Wavelet Transform and Double Density Dual Tree Complex Wavelet Transform in Verilog HDL
International Journal of Trend in Scientific Research and Development
Gauss Elimination: A Case Study on Parallel Machines
