Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL
IOSR Journal of Electronics and Communication Engineering
doi 10.9790/2834-0847379
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2013
Authors
Publisher
IOSR Journals