Discover open access scientific publications

Search, annotate, share and cite publications

Publications by Vemu Thanuja

Power and Area Efficient Radix-8 Booth Multiplier for 2-D DWT Architecture

International Journal of Intelligent Engineering and Systems

Computer Science

English

Related publications

Area-Delay Efficient Flipping 2-D DWT Structure Using PEB Booth Multiplier

International Journal of Computer Applications

English

FPGA Implementation of Low Power Booth Multiplier Using Radix-4 Algorithm

International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering

English

Hardware Efficient Multiplier-Less Multi-Level 2D DWT Architecture Without Off-Chip RAM

IET Image Processing

Electronic Engineering

Signal Processing

Computer Vision

Pattern Recognition

English

Design of 2-D DWT VLSI Architecture for Image Compression

English

A High-Efficient Line-Based Architecture for 2-D Lifting-Based DWT Using 9/7 Wavelet Filters

English

Modified Booth Multiplier Using Wallace Structure and Efficient Carry Select Adder

International Journal of Computer Applications

English

Implementation of Power Efficient Vedic Multiplier

International Journal of Computer Applications

English

A High Speed 2-D DWT Architecture Using 9/7 Lifting Scheme for Image Compression

International Journal of Engineering Research and

English

CNTFET Based Highly Durable Radix-4 Multiplier Using an Efficient Hybrid Adder

Biosciences Biotechnology Research Asia

English