Amanote Research
Register
Sign In
A Cost-Effective Reconfigurable Accelerator for Platform-Based SOC Design
doi 10.1109/iscas.2006.1693000
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Unknown
Publisher
IEEE
Related search
A Reconfigurable Systolic Array SoC Design for Multicarrier Wireless Applications
Platform-Based MPEG-4 Video Encoder SoC Design
A Cost Effective Sharepoint Platform Attendance Tracking System
Circulation in Computer Science
A Relaxation-Based Heuristic for the Design of Cost-Effective Energy Conversion Systems
Energy
Management
Monitoring
Manufacturing Engineering
Electrical
Policy
Mechanical Engineering
Energy Engineering
Sustainability
Construction
Modeling
Law
Building
Electronic Engineering
Renewable Energy
Fuel Technology
Structural Engineering
Simulation
Power Technology
Pollution
Industrial
Civil
Energy
the Environment
Cognitive Radio Design on an MPSoC Reconfigurable Platform
High-Performance Computing Using a Reconfigurable Accelerator
Concurrency: Practice and Experience
Fractional Design Wizard: A Computer Program for Cost-Effective Experimental Research Design
Behavior Research Methods, Instruments, & Computers
Cost-Effective Design Strategies for Securing Embedded Processors
IEEE Transactions on Emerging Topics in Computing
Computer Science Applications
Information Systems
Computer Science
Human-Computer Interaction
Design and Development of a Cost Effective Wiimote-Based Multi-Touch Teaching Station
Information Technology Journal
