Amanote Research
Register
Sign In
Using Cache to Reduce Power in Content-Addressable Memories (CAMs)
doi 10.1109/cicc.2005.1568682
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
K. Pagiamtzis
A. Sheikholeslami
Publisher
IEEE
Related search
Design of Ternary Content-Addressable Memories With Dynamically Power-Gated Storage Cells Using FinFETs
Electronics
Electronic Engineering
Electrical
FPGA Implementation Content Addressable Memory in Cache Applications
International Journal of Computer Applications
A Mismatch-Dependent Power Allocation Technique for Match-Line Sensing in Content-Addressable Memories
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power
Quadratic Hadamard Memories 1: Adaptive Stochastic Content-Addressable Memory
Low Power High Speed Ternary Content Addressable Memory
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Packet Classification Using Binary Content Addressable Memory
IEEE/ACM Transactions on Networking
Electronic Engineering
Computer Networks
Communications
Computer Science Applications
Electrical
Software
Integrated Cache Scheduling Replacement Algorithm to Reduce Cache Pollution
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Applying March Tests to K-Way Set-Associative Cache Memories
