Bounded Dataflow Networks and Latency-Insensitive Circuits

doi 10.1109/memcod.2009.5185393
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE