Amanote Research
Register
Sign In
ATree-based Topology Synthesis for On-Chip Network
doi 10.1109/iccad.2011.6105399
Full Text
Open PDF
Abstract
Available in
full text
Date
November 1, 2011
Authors
Jason Cong
Yuhui Huang
Bo Yuan
Publisher
IEEE
Related search
An Extended Diagonal Mesh Topology for Network-On-Chip Architectures
International Journal of Multimedia and Ubiquitous Engineering
Computer Science
RCBus: Row-Column Bus Topology for Optical Network-On-Chip
Elektronika ir Elektrotechnika
Electronic Engineering
Electrical
FSM Based DFS Link for Network on Chip
Circuits and Systems
Cluster Based Hierarchical Routing Algorithm for Network on Chip
Circuits and Systems
Virtual Network Embedding Based on Topology Potential
Entropy
Electronic Engineering
Information Systems
Mathematical Physics
Electrical
Astronomy
Physics
Shuffle-Exchange Mesh Topology for Networks-On-Chip
Layout Optimization Methodology for Ring-Based On-Chip Optical Network
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Application Mapping Algorithms for Mesh-Based Network-On-Chip Architectures
Journal of Supercomputing
Hardware
Information Systems
Theoretical Computer Science
Architecture
Software
Data Reuse Driven Memory and Network-On-Chip Co-Synthesis
