Amanote Research
Register
Sign In
Development of ASIC Chip-Set for High-End Network Processing Application a Case Study
doi 10.1109/aspdac.2002.995029
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
S. Patel
Publisher
IEEE Comput. Soc
Related search
Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing
Front-End ASIC for a Silicon Compton Telescope
Application of a Neural Network for Stylized Image Processing
Electronic and Acoustic Engineering
A 3-Wire SPI Protocol Chip Design With Application-Specific Integrated Circuit (ASIC) and FPGA Verification
The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
System-On-Chip Sensor Fusion Front-End Self-Healing Design for Network-On-Chip Digital Communications
Characterization of a Serializer ASIC Chip for the Upgrade of the ATLAS Muon Detector
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
eLine100: A Front End ASIC for LCLS Detectors in Low Noise Applications
IEEE Transactions on Nuclear Science
Electronic Engineering
Nuclear
Nuclear Energy
High Energy Physics
Engineering
Electrical
A Comparison of Back-End Frameworks for Web Application Development
Zbornik Veleučilišta u Rijeci
