High Level Design of Adaptive Distributed Controller for Partial Dynamic Reconfiguration in FPGA

doi 10.1109/dasip.2011.6136896