On Line Self Recovery of Embedded Multi-Processor SOC on FPGA Using Dynamic Partial Reconfiguration

Information Technology and Control - Lithuania
doi 10.5755/j01.itc.41.2.896
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Publishing House Technologija

Related search

Efficient Dynamic Reconfiguration for Multi-Context Embedded FPGA

2008English

Microkernel Dedicated for Dynamic Partial Reconfiguration on ARM-FPGA Platform

ACM SIGBED Review
EngineeringComputer Science
2015English

Novel Dynamic Partial Reconfiguration Implementations of the Support Vector Machine Classifier on FPGA

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2016English

Improving Correctness of Logic Circuit Using Self-Healing Built-In Logic Test Module in FPGA Using Dynamic Partial Reconfiguration

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

High Level Design of Adaptive Distributed Controller for Partial Dynamic Reconfiguration in FPGA

2011English

Design and Implementation of 1-D and 2-D Mixed Architecture FFT Processor in Heterogeneous Multi-Core SoC Based on FPGA

International Journal of Control and Automation
ControlSystems Engineering
2014English

Scalable Fixed Point QRD Core Using Dynamic Partial Reconfiguration

International Journal of Reconfigurable Computing
HardwareArchitecture
2014English

Dynamic Partial Reconfiguration in FPGAs

2009English

Using Partial Reconfiguration and Message Passing to Enable FPGA-Based Generic Computing Platforms

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy