Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures

The Scientific World Journal - Egypt
doi 10.1155/2013/913038
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

Deadline-Constrained Clustered Scheduling for VLIW Architectures Using Power-Gated Register Files

Transactions on Architecture and Code Optimization
HardwareInformation SystemsArchitectureSoftware
2014English

Register Allocation Deconstructed

2009English

Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure

English

SARA: Combining Stack Allocation and Register Allocation

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2006English

Copy Propagation Optimizations for VLIW DSP Processors With Distributed Register Files

English

Demand-Driven Register File for Multithreaded Mobile GPUs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

Register Liveness Analysis for Optimizing Dynamic Binary Translation

English

Code Scheduling for Multiple Instruction Stream Architectures

International Journal of Parallel Programming
Theoretical Computer ScienceInformation SystemsSoftware
1994English

Optimizing Sparse Matrix Computations for Register Reuse in SPARSITY

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2001English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy