SSTL I/O Standard Based Arithmetic Circuits Design on FPGA

Gyancity Journal of Engineering and Technology
doi 10.21058/gjet.2016.2105
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Gyancity Research Consultancy

Related search

SSTL I/O Standard Based Simulation of Energy Efficient VCM on FPGA

Gyancity Journal of Engineering and Technology
2015English

Trust-Based Design and Check of FPGA Circuits Using Two-Level Randomized ECC Structures

ACM Transactions on Reconfigurable Technology and Systems
Computer Science
2009English

Energy-Efficient Digital Design Through Inexact and Approximate Arithmetic Circuits

2015English

Design of Digital PID Controller Based on FPGA

DEStech Transactions on Materials Science and Engineering
2017English

Design of FPGA Hardware Based on Genetic Algorithm

2019English

High-Speed Real-Time Spectrum Analysis System Based on FPGA and GPU Parallel Arithmetic

2016English

Design of Magnetostrictive Level Sensor Circuit Based on FPGA

Journal of Electronic Research and Application
2017English

Sub-Linear Lattice-Based Zero-Knowledge Arguments for Arithmetic Circuits

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2018English

Design of FPGA Based 32-Bit Floating Point Arithmetic Unit and Verification of Its VHDL Code Using MATLAB

International Journal of Information Engineering and Electronic Business
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy