Hardware Optimized and Error Reduced Approximate Adder

Electronics (Switzerland) - Switzerland
doi 10.3390/electronics8111212
Full Text
Abstract

Available in full text

Date
Authors
Publisher

MDPI AG

Related search

Hardware-Efficient FIR Filters With Reduced Adder Step

Electronics Letters
Electronic EngineeringElectrical
2005English

Accuracy-Configurable Adder for Approximate Arithmetic Designs

2012English

Optimized CMOS Design of Full Adder Using 45nm Technology

International Journal of Computer Applications
2016English

Incorporation of Reduced Full Adder and Half Adder Into Wallace Multiplier and Improved Carry-Save Adder for Digital FIR Filter

Circuits and Systems
2016English

Optimized Transform Coding for Approximate KNN Search

2014English

Applicability of Approximate Multipliers in Hardware Neural Networks

Neurocomputing
Computer Science ApplicationsArtificial IntelligenceCognitive Neuroscience
2012English

Hardware-Based Implementation of the Common Approximate Substring Algorithm

English

Converting Approximate Error Bounds Into Exact Ones

Mathematics of Computation
Computational MathematicsApplied MathematicsNumber TheoryAlgebra
1995English

An HARQ Based Optimized Error Correction Technique

International Journal of Computer Applications
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy