A Low-Voltage CMOS MIN Circuit With 3N+1 Complexity and 10mV/10ns Corner Error

IEICE Electronics Express - Japan
doi 10.1587/elex.10.20130755
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Variability-Conscious Circuit Designs for Low-Voltage Memory-Rich Nano-Scale CMOS LSIs

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2011English

A Low-Voltage CMOS Imager With Wide Dynamic Range

English

A Subthreshold Low-Voltage Low-Phase-Noise CMOS LC-VCO With Resistive Biasing

Circuits and Systems
2015English

Low Voltage SOI Circuit Technology

2001English

A Wired-And Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC

1997English

A High Voltage Low Ripple Voltage Multiplier Circuit and Its Characteristics Analyses

DEStech Transactions on Engineering and Technology Research
2017English

A High-Efficient Low-Voltage Rectifier for CMOS Technology

Metrology and Measurement Systems
2016English

Low Voltage CMOS Power Amplifier With Integrated Capacitive Harmonic Termination

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

Ultra Low Voltage Subthreshold Circuit Design

IEICE ESS Fundamentals Review
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy