Amanote Research
Register
Sign In
Addressing Link-Level Design Tradeoffs for Integrated Photonic Interconnects
doi 10.1109/cicc.2011.6055363
Full Text
Open PDF
Abstract
Available in
full text
Date
September 1, 2011
Authors
Michael Georgas
Jonathan Leu
Benjamin Moss
Chen Sun
Vladimir Stojanovic
Publisher
IEEE
Related search
Silicon Photonic Integrated Devices for Optical Interconnects
Silicon Multimode Photonic Integrated Devices for On-Chip Mode-Division-Multiplexed Optical Interconnects
Progress In Electromagnetics Research
Photonic Crystal Chips for Optical Interconnects and Quantum Information Processing
On-Chip Positionable Photonic Waveguides for Chip-To-Chip Optical Interconnects
Photonic Integrated Circuits
Photonics Russia
Architecture Level Power-Performance Tradeoffs for Pipelined Designs
A 1 GBPS 105.4 GHz Link With a Directly Modulated Photonic Integrated Dual Laser Source
Fully Photonic Wireless Link for Transmission of Synchronization Signals
Radioengineering
Electronic Engineering
Electrical
Tolerance Analysis of PCB-Integrated Optical Interconnects
