Amanote Research
Register
Sign In
Architecture Level Power-Performance Tradeoffs for Pipelined Designs
doi 10.1109/iscas.2007.378020
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2007
Authors
Haider Ali
Bashir M. Al-Hashimi
Publisher
IEEE
Related search
On the MAC for Power-Line Communications: Modeling Assumptions and Performance Tradeoffs
High Speed Pipelined Architecture for Adaptive Median Filter
International Journal of MC Square Scientific Research
Platform Choices and Design Demands for IoT Platforms: Cost, Power, and Performance Tradeoffs
IET Cyber-Physical Systems: Theory and Applications
Electronic Engineering
Information Systems
Computer Networks
Communications
Computer Science Applications
Electrical
Artificial Intelligence
Pipelined Adders for Ultralow-Power Wearables
Turkish Journal of Electrical Engineering and Computer Sciences
Electronic Engineering
Electrical
Computer Science
A Pipelined, Multi-Processor Architecture for a Connectionless Server for Broadband ISDN.
Predictive Control of Power Converters: Designs With Guaranteed Performance
IEEE Transactions on Industrial Informatics
Control
Systems Engineering
Information Systems
Electronic Engineering
Computer Science Applications
Electrical
Stacked FSMD: A Power Efficient Micro-Architecture for High Level Synthesis
Addressing Link-Level Design Tradeoffs for Integrated Photonic Interconnects
Novel Horn Designs for Power Ultrasonics
