Architecture Level Power-Performance Tradeoffs for Pipelined Designs

doi 10.1109/iscas.2007.378020