a High-Q Second-Order All-Pass Delay Network in CMOS
IET Circuits, Devices and Systems - United Kingdom
doi 10.1049/iet-cds.2018.5252
Full Text
Open PDFAbstract
Available in full text
Date
March 1, 2019
Authors
Publisher
Institution of Engineering and Technology (IET)