A 53-nW 9.1-Enob 1-kS/S SAR ADC in 0.13-$\Mu$m CMOS for Medical Implant Devices

IEEE Journal of Solid-State Circuits - United States
doi 10.1109/jssc.2012.2191209
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Range-Scaled 14b 30 MS/s Pipeline-Sar Composite ADC for High-Performance CMOS Image Sensors

Journal of Semiconductor Technology and Science
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2016English

Low Power SAR-ADC in 0.18μm Mixed-Mode CMOS Process for Biomedical Applications

IOSR Journal of VLSI and Signal Processing
2013English

A 46 $\Mu \Text{W}$ 13 B 6.4 MS/s SAR ADC With Background Mismatch and Offset Calibration

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2017English

Design of Low Power SAR ADC for ECG Using 45nm CMOS Technology

International Journal of VLSI Design & Communication Systems
2017English

A Block-Parallel SAR ADC for CMOS Image Sensor With 3-D Stacked Structure

2011English

A 0.13-^|^micro;m CMOS 0.1-12GHz Active Balun-Lna for Multi-Standard Applications

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2013English

An 11.0 Bit ENOB, 9.8 fJ/conv.-step Noise-Shaping SAR ADC Calibrated by Least Squares Estimation

2017English

Timing Generator for 120fps CMOS Image Sensors on 0.13 Μm CMOS Technology

2017English

Calibrated 10 B 28 Nm CMOS SAR ADC Based on Integer-Based Split Capacitors

Electronics Letters
Electronic EngineeringElectrical
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy