Amanote Research
Register
Sign In
LDPC Decoder Architecture for DVB-S2 and DVB-S2X Standards
doi 10.1109/sips.2015.7345034
Full Text
Open PDF
Abstract
Available in
full text
Date
October 1, 2015
Authors
Cedric Marchand
Emmanuel Boutillon
Publisher
IEEE
Related search
Cluster Reception of DVB-S2 Signals for Mobile Terminals
IEEE Vehicular Technology Conference
Electronic Engineering
Applied Mathematics
Computer Science Applications
Electrical
Unified Architecture for DVB-H Electronic Service Guide
An All-Digital Single-Chip Symbol Synchronizer and Channel Decoder for DVB
The Performance Comparison of European DTTV Standards With LDPC-Encoded-DVB-T Standard Under AWGN Channel
6th International Conference on Research into Design, ICoRD 2017
Decision Sciences
Computer Science
A Polar-Based Demapper of 8PSK Demodulation for DVB-S2 Systems
A Flexible LDPC/Turbo Decoder Architecture
Journal of Signal Processing Systems
Control
Systems Engineering
Information Systems
Signal Processing
Simulation
Hardware
Architecture
Modeling
Theoretical Computer Science
Variable-Rate Low-Density Parity Check Codes for DVB-S2 Applications
On the DVB-Sh System Architecture Incorporating T-DMB
LDPC Encoder and Decoder Architecture for Coding 3-Bit Message Vector
International Journal of Security and its Applications
Computer Science
